HAL
v4.5.0-83-g30c8f0afc
The Hardware Analyzer - a comprehensive reverse engineering and manipulation framework for gate-level netlists.
simulation_gate_sequential.cpp
Go to the documentation of this file.
1
#include "
netlist_simulator/netlist_simulator.h
"
2
3
namespace
hal
4
{
5
NetlistSimulator::SimulationGateSequential::SimulationGateSequential(
const
Gate* gate) : SimulationGate(gate)
6
{
7
}
8
}
// namespace hal
hal
Definition:
defines.h:45
netlist_simulator.h
plugins
simulator
hal_simulator
src
simulation_gate
simulation_gate_sequential.cpp
Generated by
1.9.1