|
HAL
v4.5.0-83-g30c8f0afc
The Hardware Analyzer - a comprehensive reverse engineering and manipulation framework for gate-level netlists.
|
#include "verilator/verilator.h"#include "verilator/path_to_verilator_executable.h"#include "hal_core/netlist/boolean_function.h"#include "hal_core/netlist/gate.h"#include "hal_core/netlist/gate_library/gate_type.h"#include "hal_core/netlist/gate_library/gate_type_component/init_component.h"#include "hal_core/netlist/net.h"#include "hal_core/netlist/netlist.h"#include "hal_core/netlist/netlist_utils.h"#include "hal_core/netlist/netlist_writer/netlist_writer_manager.h"#include "hal_core/plugin_system/plugin_manager.h"#include "hal_core/utilities/log.h"#include "hal_core/utilities/utils.h"#include "netlist_simulator_controller/simulation_input.h"#include "verilator/templates.h"#include <algorithm>#include <filesystem>#include <fstream>#include <sstream>#include <string>#include <vector>#include <regex>
Go to the source code of this file.
Namespaces | |
| hal | |
| hal::verilator | |
Functions | |
| void | hal::verilator::remove_unwanted_parameters_from_netlist (Netlist *nl) |
| std::string | hal::verilator::escape_net_name (std::string net_name) |
| void | hal::verilator::cleanup_gate_type_names (const Netlist *nl, const std::filesystem::path &netlist_verilog) |